Abstract: In this paper, a 2.5 b/stage pipelined time-to-digital converter (TDC) is presented. For pipelined operation, a novel time-register is proposed which is capable of storing, adding and ...
I'm using 36.2.34 which is the latest "recommended" version for 1.16.5. When I chisel in the plane mode it chisels the whole block, not the area I want, and also the drawn mode no longer exists (I ...
When using the builder to build schematics containing bitted? blocks (blocks that have been built with chisel and bits), the builder requests the amount of bits correctly and uses the bits to ...
It was an interface that launched a thousand hacks. Near trivial to program, enough I/O lines for useful work, and sufficiently fast for a multitude of applications: homebrew logic analyzers, chip ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback