Get The Malibu Times daily newsletter, straight to your inbox.
RISC-V is an open-source Instruction Set Architecture (ISA) that rapidly transforms the CPU design and development landscape. Unlike proprietary ISAs, RISC-V allows free access to architecture ...
Tenstorrent, under Jim Keller, cut 7.5% of its staff to boost teamwork, launched the Ascalon RISC-V CPU in China for AI and HPC markets, and is partnering with CoreLab and former... Qualcomm's ...
The chip design giant says Ventana’s expertise in RISC-V, a free and open alternative to the Arm and x86 instruction set architectures, will enhance its CPU engineering capabilities and complement ...
CES 2026 is just around the corner and we will be there again. Here, we look back at our 2025 coverage, which was very ...
Qualcomm could soon be serving up RISC-V cores alongside its custom Arm ones following the acquisition of Ventana Micro Systems on Wednesday. Founded in 2018, Ventana has developed several generations ...
Abstract: Radiation can affect the correct behavior of an electronic device. Hence, the microprocessors used for space missions need to be protected against fault. TMR (Triple modular redundancy) is ...
Abstract: In recent years, considerable research has focused on the use of custom hardware to accelerate deep learning on edge devices. However, the end-to-end flow of deep learning includes ...
This project is a work in progress (started in early 2022) to provide the RISC-V Verification ecosystem and users an immediate solution to SystemVerilog Functional Coverage for the RISC-V ISA. The ...
Paper(available soon on arxiv): RISC-Q: A Generator for Real-Time Quantum Control System-on-Chips Compatible with RISC-V RISC-Q is an open-source generator of quantum control systems compatible with ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback